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Abstract 
The design of an active Power Factor Corrector (PFC) leads to slow transient response in this type of converter. 
The reason for this  is due to  compensator placed in the output-voltage feedback loop is frequently designed to 
have narrow bandwidth to filter the voltage ripple of twice the line frequency obtaining from the PFC output 
voltage. This feedback loop is designed with this filtering effect because a relatively high ripple would cause 
considerable distortion in the reference line current feedback loop and line current. However, if the bandwidth of 
the compensator in the voltage loop is relatively wide, the transient response of the PFC range is improved. As a 
significance of the voltage ripple at the output of the compensator, both the static and the dynamic behaviors of 
the PFC change in comparison with no voltage ripple on the control signal. This paper presented, the static 
behavior of a PFC with appreciable voltage ripple in the output-voltage feedback loop using two parameters: the 
amplitude of the relative voltage ripple (k) on the control signal and its phase lag angle ( Lφ ).The total power 
processed by the PFC depends on these parameters, which do not vary with the load and which determine the 
Total Harmonic Distortion (THD) and the Power Factor (PF) at the input of the power factor correction 
converter. Finally, the results are verified by MATLAB/ Simulink simulation. 
Key words: Modeling, AC-DC boost converter, PFC controller, Power supplies. 
1. Introduction 
In order to limit the harmonic content in mains of supply, the use of active power factor corrector is 
necessary. Figure 1 shows the general scheme of an active PFC controlled by two feedback loops, which is the 
most widely-used circuitry to control converters of this type. In this figure1, the two loops are inner current loop 
and another one is outer voltage loop. The current loop makes the line current follow a reference signal which is 
obtained by multiplying a rectified sinusoidal waveform (obtained from the line voltage) by VA. Thus, the line 
current, igL, is a sinusoid whose amplitude is determined by the value of VA. The standard design of the voltage 
feedback loop is done with low bandwidth to imply low ripple on VA in order to avoid line current distortion. 
However, this design with low bandwidth in the output voltage feedback loop, leads to limit the transient 
response of the PFC. 
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(a) 
 
(b) 
Figure 1 PFC Boost converter with average current mode: (a) Low bandwidth and (b) High bandwidth. 
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Figure.2 Expected waveforms in a PFC with appreciable voltage ripple on control signal 
The transient response of the output voltage loop will be slow with this type of design. To achieve a 
faster transient response, the bandwidth of the error amplifier AR, must be relatively high, as a result leading to 
considerable voltage ripple in the control signal, VA  as shown in Figure. 2 Thus, assuming that AR has been 
designed with high bandwidth (allowing non-negligible voltage ripple on VA so as to achieve a fast response), 
both the static and dynamic behavior of the PFC change in relation to that corresponding to a design with low-
bandwidth in AR. The voltage ripple on the control signal VA modifies both the static and dynamic model of the 
power stage and has a strong effect on the line current waveform obtained at the input of the PFC. 
 
2. Modeling of Output-Voltage feedback loop 
The voltage and the current at the input of the power stage, as shown in Fig. 1(b), can be written as 
follows: 
)sin()( tvtv LgpLg ωω =          (1) 
M
ALgpLg
K
tvtvtI )()sin()( ωω =
         (2) 
where vgp is the peak value of vg(ωLt), ωL is the line angular frequency, KM is a constant and vA(t) is the 
voltage at the error amplifier output. This voltage can be rewritten as follows: 
     )()( tvvt AacAdcVA +=          (3) 
 )2sin()( LLAacpAac tVtV φω −=        (4) 
where vAdc is the dc component of vA(t), vAac(t) is its ac component, vAacp is the peak value of vAac(t) and 
φL is its phase lag angle. The relative value of the voltage ripple on vA(t) is defined as follows:  
Adc
Aacp
V
Vk =
      (5) 
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As there is a influence of  voltage ripple on the control signal, vA(t), all the static electrical quantities of 
the PFC vary in relation to those corresponding to the standard design case, i.e., with a control signal with no 
ripple. Figure 2 shows some line waveforms corresponding to a variety of design conditions. As this figure 
shows, the line current has appreciable distortion, which is a consequence of the voltage ripple on vA(t). It should 
be noted that only ripple of twice the line frequency is assumed in vA(t), which is a logical consequence of the 
behavior of both the RC output cell (CBRL) and the error amplifier, AR, at frequencies greater than twice the line 
frequency. Therefore, this voltage ripple can be defined by means of only two parameters: its magnitude, vAacp, 
and its phase lag angle, φL. As the voltage ripple magnitude can be related to vAdc through k (5), then vAdc, k and 
φL completely define the state of the control variable, vA(t). where these values have been expressed as functions 
of  k and φL and of the power stage variables (i.e., vgp, vo and RL). An important design parameter of any PFC is 
the output voltage ripple. In the case of PFCs with a fast output-voltage feedback loop, this ripple is mainly 
generated by the current sources. The relative output voltage ripple of twice the line frequency is compared with 
that of four times the line frequency. Only in the case of high values of k (near to 1) and φL≈ -90º does the value 
of line frequency become significant.  
The steady state expressions can be easily obtained as 
                                   Iop   =    
)sin2(
sin2212 0
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kkV
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++
     (6) 
          2/]cos)/[(cos 221 πφφφ ωω −+= − LRLRAdcAacpL VV    (7) 
The dc component of the output voltage is related to Iodc through the impedance of the RLCB cell as: 
Vodc = iodc [RL / (1+RLCBS)]     (8) 
    
3. Simulation Results & Discussion 
 
 The simulation model of the PFC boost converter is maintained at 155V for both low bandwidth and 
high band width. The output voltage has been boosted nearly 400V in both cases. From figure 3 the gate pulses 
given for closed loop PFC boost converter can be observed clearly and the duty cycle of gate signal has been 
maintained constant switching frequency (20 KHz).The major difference of low bandwidth model from high 
bandwidth is considered with the variation of the amplitude of the relative voltage ripple (k) on the control signal 
and its phase lag angle ( Lφ ) of the output voltage controller. This can be observed from the following figures 
clearly.   
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             Figure 3 Gate Pulses for closed loop system 
(a)                                                                                 (b)   
Figure.4. Response of line voltage & line current:  (a) Low bandwidth and   (b) High bandwidth 
 
 (a)          (b) 
Figure .5 Zoomed waveforms of Line voltage & Line current:  (a) Low bandwidth and (b) High bandwidth 
 
 
It is clear from the figure 4 (a) & (b) that the power factor has been improved in low band width than that of the 
high bandwidth. So the classical design of PFC is favorable with low bandwidth to get good power factor but the 
response is slow at the output side. Figure 5 (a) & (b) shows that the distortion of current response is more in the 
case of high bandwidth when compared with low bandwidth. 
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(a) (b) 
 
Figure.6 Control Signal: (a) Low bandwidth and (b) High bandwidth 
(a) (b) 
 
Figure.7 Response of output voltage: (a) Low bandwidth and (b) High bandwidth 
 
 
From figure 6 (a) & (b) the control signal in voltage feed back loop in both cases i.e, in low bandwidth and high 
bandwidth can be observed. From Figure 7 (a) & 7 (b) it is clearly observed that the response of the output 
voltage is fast in case of high   bandwidth than that of low band  
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 (a)             (b) 
 
Figure.8 Zoomed response of output voltage: (a) Low bandwidth and (b) High bandwidth 
 
width. Figure 8 (a) & (b) shows the zoomed response of output voltage of boost converter in which the ripple can 
be observed. Though the ripple content in output voltage is less in case of low bandwidth, the response is slow. 
Though the ripple content in output voltage is considerable in case of high bandwidth, the response is fast. 
 
4. Conclusion 
 The static behavior of a PFC with appreciable voltage ripple in the feedback loop has been observed in 
this model using two parameters: the amplitude of the relative voltage ripple (k) on the control signal and its 
phase lag angle ( Lφ ). By the variation of these two parameters the required bandwidth to achieve fast transient 
response with appreciable voltage ripple can be obtained.  
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